awesome-open-hardware-verification
github.com/ben-marshall/awesome-open-hardware-verification ↗A List of Free and Open Source Hardware Verification Tools and Frameworks
609
GitHub Stars
82
Curated Resources
8
Categories
22 hours ago
Last Refreshed
Tools:AAPGriscv-dvFrameworks:Components / VIPsGuides:ProjectsConferences:
Use this list with your AI agent
Add the Context Awesome MCP server to Claude, Cursor, or any MCP client, then ask:
"Show me uvvm resources from awesome-open-hardware-verification"
Installation instructions →What's inside
Frameworks:
- a bunch of stuffUVVM
- and moreOSVVM
- Apache-2.0Chisel Verify
- Apache-2.0python-uvm
- Apache-2.0fvutils/pyvsc
- AXI4 Stream - Transmitter and ReceiverOSVVM
Transmitter and Receiver
riscv-dv
- Apache-2.0FORCE-RISCV
- BSD-2-ClauseFuseSoC
- GPL-3.0RISC-V-TLM
- https://github.com/anders-code/verilog-coveredcovered
- https://github.com/chipsalliance/riscv-dv
- https://github.com/chipsalliance/SurelogSurelog: System Verilog 2017 Pre-processor, Parser
Resources
Projects
- CC-BY-4.0LowRISC Style Guides
- https://core-v-docs-verif-strat.readthedocs.io/en/latest/OpenHW Group Functional Verification
- https://github.com/lowRISC/style-guidesLowRISC Style Guides
- https://github.com/openhwgroup/core-v-verifOpenHW Group Functional Verification
- Solderpad V2OpenHW Group Functional Verification
Guides:
- http://bitsbytesgates.blogspot.com/Bits Bytes and Gates
- https://blog.verificationgentleman.com/Verification Gentleman Blog
- https://github.com/verification-gentleman-blogVerification Gentleman Blog
- https://zipcpu.com/formal/formal.htmlDan Gisselquist Formal Verification Blogs
Conferences:
- https://chipsalliance.org/workshops-meetings/CHIPS Alliance Workshop on Open Source Design Verification
- https://orconf.org/ORCONF
- https://osda.gitlab.io/OSDA
- https://osda.gitlab.io/motivation.htmlOSDA
- https://woset-workshop.github.io/Workshop on Open-Source EDA Technology (WOSET)
Components / VIPs
- https://github.com/antmicro/usb-test-suite-buildAntmicro USB Test Suite
- https://github.com/funningboy/uvm_axiuvm_axi
- https://github.com/pulp-platform/axiAXI SystemVerilog Modules and Verification Infrastructure
- https://github.com/taichi-ishitani/tvip-apbAPB Bus Functional Model - tvip-apb
- https://github.com/taichi-ishitani/tvip-axiAXI Bus Functional Model - tvip-axi
- https://github.com/ZipCPU/wb2axip/blob/master/bench/formal/faxil_slave.vAXI Bus Formal VIP
Tools:
Showing a sample of 82 resources. View the full list on GitHub →