Skip to main content

A collection of great digital IC project/tutorial/website etc..

174
GitHub Stars
128
Curated Resources
8
Categories
41 min ago
Last Refreshed
Awesome Awesome ⭐Projects and IPsTutorials and Courses 💬IntroToolsAI × Chip DesignForumsOnline Judge PlatformsGames

Use this list with your AI agent

Add the Context Awesome MCP server to Claude, Cursor, or any MCP client, then ask:

"Show me communication technology resources from awesome-digital-ic"

Installation instructions →

What's inside

Projects and IPs

  • 32 Verilog Mini Projects

    32 useful mini verilog projects for beginners.

  • ALEX FORENCICHCommunication Technology

    Verilog IPs including PCIe/Ethernet/I2C/Uart etc.

  • ALEX FORENCICH - AXICommunication Technology

    Collection of AXI4 and AXI4 lite bus components. Most components are fully parametrizable in interface widths.

  • ALEX FORENCICH - AXISCommunication Technology

    Collection of AXI Stream bus components. Most components are fully parametrizable in interface widths.

  • ALEX FORENCICH - IICCommunication Technology

    I2C interface components. Includes full MyHDL testbench with intelligent bus cosimulation endpoints.

  • ALEX FORENCICH - UARTCommunication Technology

    A basic UART to AXI Stream IP core, written in Verilog with cocotb testbenches.

Tutorials and Courses 💬Intro

AI × Chip Design

  • Awesome-AI-for-Chip-DesignMore AI × IC Lists

    Community-maintained list of ML/LLM research and tools for IC design.

  • Awesome-LLM-Circuit-AgentMore AI × IC Lists

    Academic works on RTL and analog circuit generation based on LLM agents.

  • Awesome-Surveys-of-LLM4EDAMore AI × IC Lists

    Surveys and reviews on LLM applications in EDA.

  • ChatEDAEDA Agents

    Large language model powered autonomous agent for EDA. (TCAD'24, NAACL'25)

  • ChipBenchBenchmarks for AI-aided Chip Design

    Comprehensive benchmark for AI-aided chip design.

  • ChipMATELLM for RTL Generation & Verification

    Multi-agent inference framework for RTL generation with Verilog and Python reference agents.

Awesome Awesome ⭐

Tools

  • Awesome Open Hardware Verification - ToolsProject Management & Build

    Tools

  • cocotbVerification

    A coroutine-based cosimulation library for writing testbenches in Python.

  • cocotb-coverageVerification

    Functional coverage and constrained randomization extensions for cocotb.

  • cocotbext-axiVerification

    AXI/AXI Lite/AXI Stream interface modules for cocotb. See also

  • EdalizeProject Management & Build

    An abstraction library for interfacing EDA tools.

  • EDA Playground

    Edit, save, simulate, synthesize SystemVerilog, Verilog, VHDL and other HDLs from your web browser.

Forums

Online Judge Platforms

  • HDL bits

    A collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL).

  • nowcoder - Verilog Part

    A verilog oj platform.

  • USTC Verilog OJ

    A verilog online judge service

Games

  • MHRDPC

    Become a hardware engineer & Build your own CPU from NAND.

  • NAND Gameweb

    Build a CPU from basic cells by dragging.

  • 与门Mobile Phone

    Build an adder from nand.

Showing a sample of 128 resources. View the full list on GitHub →